Design Verification and Test of Digital VLSI Circuits Video Lectures

Design Verification and Test of Digital VLSI Circuits
'Design Verification and Test of Digital VLSI Circuits' Video Lectures by Dr. Santosh Biswas, Prof. Jatindra Kumar Deka from IIT Guwahati
"Design Verification and Test of Digital VLSI Circuits" - Video Lectures
Introduction to Digital VLSI Design Flow
High Level Design Representation
Transformations for High Level Synthesis
Introduction to HLS: Scheduling, Allocation and Binding Problem
Scheduling Algorithms-1
Scheduling Algorithms-2
Binding and Allocation Algorithms
Two level Boolean Logic Synthesis-1
Two level Boolean Logic Synthesis-2
Two level Boolean Logic Synthesis-3
Search Courses
Recently added NPTEL courses Welding Engineering40 Vibration of Structures40 Vibration control40 Tribology42 Theory & Practice of Rotor Dynamics42 Technology of Surface Coating40 Strength of Materials40 Spray Theory and Applications41 Solar Energy Technology43 Rocket Propulsion41 Robotics40 Refrigeration and Air Conditioning46 Project and Production Management41 Processing of non metals40 Principles of Mechanical Measurements26
2015. EngineeringVideoLectures.com