Toggle navigation
Institute
IISc Bangalore
IIT Bombay
IIT Delhi
IIT Guwahati
IIT Kanpur
IIT Kharagpur
IIT Madras
IIT Roorkee
Discipline
Aerospace Engineering
Atmospheric Science
Basic courses
Biotechnology
Chemical Engineering
Chemistry and Biochemistry
Civil Engineering
Computer Science and Engineering
Electrical Engineering
Electronics & Communication Engineering
Engineering Design
General
Humanities and Social Sciences
Management
Mathematics
Mechanical Engineering
Home
Electronics & Comm. Eng.
Digital System design with PLD..
Lecture# 40
'FPGA Configuration' Video Lecture
FPGA Configuration
Course
:
Digital System design with PLDs and FPGAs
Discipline
:
Electronics and Communication Engineering
Faculty
: Prof. Kuruvilla Varghese
Institute
:
IISc Bangalore
FPGA Configuration
- Browse through
Digital System design with PLDs and FPGAs (Electronics and Communication Engineering)
Video Lectures by
Prof. Kuruvilla Varghese
from
IISc Bangalore
through NPTEL.
Course
:
Digital System design with PLDs and FPGAs
Discipline
:
Electronics and Communication Engineering
Faculty
: Prof. Kuruvilla Varghese
Institute
:
IISc Bangalore
NEXT LECTURE >>
Altera and Actel FPGAs
Download this video in MP4, FLV & 3GP formats
Format
Size
Download
MP4
388 MB
MP4 Video Download Link 1
MP4
388 MB
MP4 Video Download Link 2
FLV
152 MB
FLV Video Download Link 1
FLV
152 MB
FLV Video Download Link 2
3gp
63 MB
3gp Video Download Link 1
3gp
63 MB
3gp Video Download Link 2
Search Courses by Discipline & Institute
Search Courses
Discipline
All Disciplines
Aerospace Engineering
Atmospheric Science
Basic courses
Biotechnology
Chemical Engineering
Chemistry and Biochemistry
Civil Engineering
Computer Science and Engineering
Electrical Engineering
Electronics and Communication Engineering
Engineering Design
General
Humanities and Social Sciences
Management
Mathematics
Mechanical Engineering
Institute
All Institutes
IISc Bangalore
IIT Bombay
IIT Delhi
IIT Guwahati
IIT Kanpur
IIT Kharagpur
IIT Madras
IIT Roorkee
SASTRA University
Search
Course Video Lectures
Course Contents, Objective
Revision of Prerequisite
Design of Synchronous Sequential Circuits
Analysis of Synchronous Sequential Circuits
Top-down Design
Controller Design
Control algorithm and State diagram
Case study 1
Entity, Architecture and Operators
Concurrency, Data flow and Behavioural models
Structural Model, Simulation
Simulating Concurrency
Classes and Data types
Concurrent statements and Sequential statemen..
Sequential statements and Loops
Modelling flip-flops, Registers
Synthesis of Sequential circuits
Libraries and Packages
Operators, Delay modelling
Delay modelling
VHDL Examples
VHDL Examples, FSM Clock
FSM issues 1
FSM Issues 2
FSM Issues 3
VHDL coding of FSM
FSM Issues 4
FSM Issues 5
Synchronization 1
Synchronization 2
Evolution of PLDs
Simple PLDs
Simple PLDs: Fitting
Complex PLDs
FPGA Introduction
FPGA Interconnection, Design Methodology
Xilinx Virtex FPGA’s CLB
Xilinx Virtex Resource Mapping, IO Block
Xilinx Virtex Clock Tree
FPGA Configuration
Altera and Actel FPGAs
2015. EngineeringVideoLectures.com